

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	- 1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	- 1 to +7.0	V
Storage Temperature	T _{stg}	- 55 to + 150	°C
Power Dissipation	P _D	600	mW
Short Circuit Output Current	I _{OS}	50	mA

*Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} + 1	V
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @t _{RC} =min.)	KM41C464-7	I _{CC1}	—	65	mA
	KM41C464-8		—	55	mA
	KM41C464-10		—	45	mA
Standby Current (RAS = CAS = V _{IH})		I _{CC2}	—	2	mA
RAS-Only Refresh Current* (CAS = V _{IH} , RAS Cycling @t _{RC} = min.)	KM41C464-7	I _{CC3}	—	65	mA
	KM41C464-8		—	55	mA
	KM41C464-10		—	45	mA
Fast Page Mode Current* (RAS = V _{IL} , CAS, Address Cycling @t _{PC} =min.)	KM41C464-7	I _{CC4}	—	40	mA
	KM41C464-8		—	35	mA
	KM41C464-10		—	30	mA
Standby Current (RAS = CAS = V _{CC} - 0.2V)		I _{CC5}	—	1	mA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @t _{RC} = min.)	KM41C464-7	I _{CC6}	—	65	mA
	KM41C464-8		—	55	mA
	KM41C464-10		—	45	mA
Input Leakage Current (Any input 0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0 volts.)		I _{IL}	- 10	10	μA
Output Leakage Current (Data out is disabled, 0 ≤ V _{OUT} ≤ 5.5V)		I _{OL}	- 10	10	μA
Output High Voltage Level (I _{OH} = - 5mA)		V _{OH}	2.4	—	V
Output Low Voltage Level (I _{OL} = 4.2mA)		V _{OL}	—	0.4	V

* NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as average current.

2



CAPACITANCE ($T_A = 25^\circ\text{C}$)

Item	Symbol	Min	Max	Unit
Input Capacitance (A_0 - A_7)	C_{IN1}	—	6	pF
Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$)	C_{IN2}	—	7	pF
Output Capacitance (DQ_1 - DQ_4)	C_{DQ}	—	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$. See notes 1, 2)


Parameter	Symbol	KM41C464-7		KM41C464-8		KM41C464-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	130		150		180		ns	
Read-modify-write cycle time	t_{RWC}	185		205		245		ns	
Access time from $\overline{\text{RAS}}$	t_{RAC}		70		80		100	ns	3,4,11
Access time from $\overline{\text{CAS}}$	t_{CAC}		20		20		25	ns	3,4,5
Access time from column address	t_{AA}		35		40		50	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	t_{CLZ}	0		0		0		ns	3
Output buffer turn-off delay	t_{OFF}	0	25	0	25	0	30	ns	7
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t_{RP}	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	70		80		100		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	50	25	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	15	35	20	40	20	50	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5		5		5		ns	
Row address set-up time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	10		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	55		65		75		ns	6

STANDARD OPERATION (Continued)


Parameter	Symbol	KM41C464-7		KM41C464-8		KM41C464-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	35		40		50		ns	
Read command set-up time	t_{RCS}	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t_{RRH}	0		0		0		ns	9
Write command hold time	t_{WCH}	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t_{WCR}	55		60		75		ns	6
Write command pulse width	t_{WP}	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		20		25		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	10
Data hold time	t_{DH}	15		15		20		ns	10
Data hold referenced to $\overline{\text{RAS}}$	t_{DHR}	55		60		75		ns	6
Refresh period (256 cycles)	t_{REF}		4		4		4	ms	
Write command set-up time	t_{WCS}	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t_{CWD}	50		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t_{RWD}	100		110		135		ns	8
Column address to $\overline{\text{W}}$ delay time	t_{AWD}	65		70		85		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ refresh)	t_{CSR}	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ refresh)	t_{CHR}	20		25		30		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	t_{RPC}	10		10		10		ns	
Refresh counter test $\overline{\text{CAS}}$ precharge time	t_{CPT}	35		40		50		ns	
Fast Page mode cycle time	t_{PC}	45		50		60		ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	t_{CP}	10		10		10		ns	
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}		45		45		55	ns	3
Fast page mode read-modify-write	t_{PRWC}	100		105		125		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page mode)	t_{RASP}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	t_{ROH}	15		20		20		ns	
$\overline{\text{OE}}$ access time	t_{OEA}		20		20		25	ns	
$\overline{\text{OE}}$ to data delay	t_{OED}	20		20		25		ns	
Output buffer turn off delay $\overline{\text{OE}}$	$t_{\text{O EZ}}$	0	20	0	20	0	25	ns	
$\overline{\text{OE}}$ command hold time	t_{OEH}	20		20		25		ns	

TIMING DIAGRAMS (Continued)

READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE




 DON'T CARE

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

Note: \overline{W} ; \overline{OE} , A = Don't care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




2

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




READ CYCLE



WRITE CYCLE



READ-MODIFY-WRITE



 DON'T CARE

DEVICE OPERATION

Device Operation

The KM41C464 contains 262,144 memory locations organized as 65,536 four-bit words. Sixteen address bits are required to address a particular 4-bit word in the memory array. Since the KM41C464 has only 8 address input pins, time multiplexed addressing is used to input 8 row and 8 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CAS}}$) and the valid address inputs.

Operation of the KM41C464 begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 8 address input pins is changed from a row address to a column address and is strobed in by $\overline{\text{CAS}}$. This is the beginning of any KM41C464 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time (t_{RP}) requirement.

$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by $t_{\text{RAS}}(\text{min})$ and $t_{\text{CAS}}(\text{min})$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C464 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input ($\overline{\text{WE}}$) high during a $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle. The access time is normally specified with respect to the falling edge of $\overline{\text{RAS}}$. But the access time also depends on the falling edge of $\overline{\text{CAS}}$ and on the valid column address transition. If $\overline{\text{CAS}}$ goes low before $t_{\text{RCD}}(\text{max})$ and if the column address is valid before $t_{\text{RAD}}(\text{max})$ then the access time to valid data is specified by $t_{\text{RAC}}(\text{min})$. However, if $\overline{\text{CAS}}$ goes low after $t_{\text{RCD}}(\text{max})$ or if the column address becomes valid after $t_{\text{RAD}}(\text{max})$, access is specified by t_{CAC} or t_{AA} . In order to achieve the minimum access time, $t_{\text{RAC}}(\text{min})$, it is necessary to meet both $t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}}(\text{max})$.

The KM41C464 has common data I/O pins. For this reason an output enable control input ($\overline{\text{OE}}$) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{\text{OE}}$ must be low for the period of time defined by t_{OEA} and t_{OEZ} .

Write

The KM41C464 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{\text{W}}$, $\overline{\text{OE}}$ and $\overline{\text{CAS}}$. In any type of write cycle Data-in must be valid at or before the falling edge of $\overline{\text{W}}$ or $\overline{\text{CAS}}$, whichever is later.

Early Write: An early write cycle is performed by bringing $\overline{\text{W}}$ low before $\overline{\text{CAS}}$. The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the $\overline{\text{OE}}$ input.

Read-Modify-Write: In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. This cycle is achieved by bringing $\overline{\text{W}}$ low after $\overline{\text{CAS}}$ and meeting the data sheet read-modify-write timing requirements. The output enable input ($\overline{\text{OE}}$) must be low during the time defined by t_{OEA} and t_{OEZ} for data to appear at the outputs. If t_{CWD} and t_{RWD} are not met the output may contain invalid data. Conforming to the $\overline{\text{OE}}$ timing requirements prevents bus contention on the KM41C464's DQ pins.

Data Output

The KM41C464 has a three-state output buffers which are controlled by $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. When either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ is high (V_{IH}) the output are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of $\overline{\text{CAS}}$. Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM41C464 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, $\overline{\text{RAS}}$ -only Refresh, Fast Page Mode Write, $\overline{\text{CAS}}$ -only cycle.

Indeterminate Output State: Delayed Write (t_{CWD} or t_{RWD} are not met)

Refresh

The data in the KM41C464 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 4 ms. Either a burst refresh or distributed refresh may be

DEVICE OPERATION (Continued)

used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 256 row addresses, (A₀-A₇).

CAS-before-RAS Refresh: The KM41C464 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (t_{CSR}) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM41C464 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM41C464 by using read, write or read-modify-write

cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.


CAS-Before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry. The cycle begins as a CAS-before-RAS refresh operation. Then, if CAS is brought high and then low again while RAS is held low, the read and write operations are enabled. In this mode, the row address bits A₀ through A₇ are supplied by the on-chip refresh counter.

PACKAGE DIMENSIONS

18-LEAD PLASTIC DUAL IN-LINE PACKAGE


Units: Inches (millimeters)




PACKAGE DIMENSIONS (Continued)

18-PIN PLASTIC LEADED CHIP CARRIER

Units: Inches (Millimeters)



20-PIN PLASTIC ZIGZAG-IN-LINE PACKAGE



2

KM41C464

CMOS DRAM

DEVICE OPERATION (Continued)

used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 256 row addresses, (A_0 - A_7).

CAS-before-RAS Refresh: The KM41C464 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held low for the specified set up time (t_{CSR}) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM41C464 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM41C464 by using read, write or read-modify-write

cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, $\overline{\text{CAS}}$ is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.


CAS-Before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry. The cycle begins as a CAS-before-RAS refresh operation. Then, if $\overline{\text{CAS}}$ is brought high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled. In this mode, the row address bits A_0 through A_7 are supplied by the on-chip refresh counter.

PACKAGE DIMENSIONS

18-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (millimeters)




KM41C464

CMOS DRAM


PACKAGE DIMENSIONS (Continued)

18-PIN PLASTIC LEADED CHIP CARRIER

Units: Inches (Millimeters)



20-PIN PLASTIC ZIGZAG-IN-LINE PACKAGE



2